Technology

Intel Tiger Lake CPUs With Willow Cove Cores To Feature A Major Cache Size Boost – 50% Bigger L3 Cache Than Its Predecessors

5 years ago

Anonymous $4ckUSNo_FL

https://wccftech.com/intel-tiger-lake-10nm-cpus-50-percent-bigger-cache-size/

Intel’s Tiger Lake processors which arrive in 2020 will be featuring a major cache size boost as shown in a CPU dump posted by InstLatX64. Intel’s Tiger Lake CPUs will be featuring the Willow Cove core architecture which is built on a refined 10nm process node and scheduled for a 2020 launch.
The CPU dump which shows a Tiger Lake-U processor with 4 cores and 8 threads. The core clock of the chip is rated at 1.00 GHz with a maximum frequency of 3.4 GHz. The chip features AVX 512 ISA and has 12 MB of L3 cache. All existing quad-core chips from Intel come with 8 MB L3 cache which means that each core is coupled with 2 MB of L3 cache. However, with Tiger Lake, Intel is planning to make some big changes to the cache design, boosting the total L3 cache per core from 2 MB to 3 MB, marking a 50% bump.

Intel Tiger Lake CPUs With Willow Cove Cores To Feature A Major Cache Size Boost – 50% Bigger L3 Cache Than Its Predecessors

Sep 17, 2019, 1:21pm UTC

$4ckUSNo_FL

https://wccftech.com/intel-tiger-lake-10nm-cpus-50-percent-bigger-cache-size/ > Intel’s Tiger Lake processors which arrive in 2020 will be featuring a major cache size boost as shown in a CPU dump posted by InstLatX64. Intel’s Tiger Lake CPUs will be featuring the Willow Cove core architecture which is built on a refined 10nm process node and scheduled for a 2020 launch. > The CPU dump which shows a Tiger Lake-U processor with 4 cores and 8 threads. The core clock of the chip is rated at 1.00 GHz with a maximum frequency of 3.4 GHz. The chip features AVX 512 ISA and has 12 MB of L3 cache. All existing quad-core chips from Intel come with 8 MB L3 cache which means that each core is coupled with 2 MB of L3 cache. However, with Tiger Lake, Intel is planning to make some big changes to the cache design, boosting the total L3 cache per core from 2 MB to 3 MB, marking a 50% bump.