AMD EPYC Rome 7nm Server Processors Could Feature Up To 162 PCIe Gen 4 Lanes, More Than Twice As Much As Intel’s Xeon 9200 CPUs

AMD EPYC Rome 7nm Server Processors Could Feature Up To 162 PCIe Gen 4 Lanes, More Than Twice As Much As Intel’s Xeon 9200 CPUs

5 years ago
Anonymous $syBn1NGQOq

https://wccftech.com/amd-epyc-rome-zen-2-7nm-server-cpu-162-pcie-gen-4-lanes-report/

AMD’s EPYC Rome processors based on the 7nm Zen 2 architecture are not that far from launch as the company is expected to launch them at the Computex 2019, next month. While we have taken a good look at the underlying architecture of the Rome processors and the innovative Chiplet (Zen) design, there are still some key features that AMD hasn’t disclosed yet but thanks to STH, we now know one key feature of the upcoming processor which would absolutely crush the competition, if true.

After some fact finding, ServerTheHome has concluded that AMD’s EPYC Rome processors would feature a higher number of PCI Express lanes than anticipated. We know that a single EPYC Rome processor would rock 128 PCIe Gen 4 lanes but this is particularly the dual socket servers that we are talking about.

AMD EPYC Rome 7nm Server Processors Could Feature Up To 162 PCIe Gen 4 Lanes, More Than Twice As Much As Intel’s Xeon 9200 CPUs

Apr 7, 2019, 3:13pm UTC
https://wccftech.com/amd-epyc-rome-zen-2-7nm-server-cpu-162-pcie-gen-4-lanes-report/ > AMD’s EPYC Rome processors based on the 7nm Zen 2 architecture are not that far from launch as the company is expected to launch them at the Computex 2019, next month. While we have taken a good look at the underlying architecture of the Rome processors and the innovative Chiplet (Zen) design, there are still some key features that AMD hasn’t disclosed yet but thanks to STH, we now know one key feature of the upcoming processor which would absolutely crush the competition, if true. > After some fact finding, ServerTheHome has concluded that AMD’s EPYC Rome processors would feature a higher number of PCI Express lanes than anticipated. We know that a single EPYC Rome processor would rock 128 PCIe Gen 4 lanes but this is particularly the dual socket servers that we are talking about.