10
Intel’s Alder Lake Platform Will Introduce Big And Small Cores For x86 Desktop Market

Intel’s Alder Lake Platform Will Introduce Big And Small Cores For x86 Desktop Market

4 years ago
Anonymous $qOHwDUKgAF

https://wccftech.com/intels-alder-lake-platform-will-introduce-big-and-small-cores-for-x86-desktop-market/

At CES 2020, Intel previewed upcoming mobile PC processors code-named “Tiger Lake.” Tiger Lake’s new capabilities, built on Intel’s 10nm+ process and integrated with new Intel Xe graphics architecture, are expected to deliver massive gains over 10th Gen Intel Core processors. First systems are expected to ship this year. (Credit: Tim Herman/Intel Corporation)

A second leak (Zhihu via Videocardz) has lent some serious evidence to the growing rumble indicating Intel is planning to introduce the big.LITTLE philosophy in its mainstream segments going into 2021. A shift like this would introduce a new variable for performance measurements of processors similar to the one introduced by AMD with its MCM philosophy (although MCM was a much more performance-oriented shift while this is an efficiency-oriented improvement).

Intel’s Alder Lake Platform Will Introduce Big And Small Cores For x86 Desktop Market

Jul 13, 2020, 7:23pm UTC
https://wccftech.com/intels-alder-lake-platform-will-introduce-big-and-small-cores-for-x86-desktop-market/ > At CES 2020, Intel previewed upcoming mobile PC processors code-named “Tiger Lake.” Tiger Lake’s new capabilities, built on Intel’s 10nm+ process and integrated with new Intel Xe graphics architecture, are expected to deliver massive gains over 10th Gen Intel Core processors. First systems are expected to ship this year. (Credit: Tim Herman/Intel Corporation) > A second leak (Zhihu via Videocardz) has lent some serious evidence to the growing rumble indicating Intel is planning to introduce the big.LITTLE philosophy in its mainstream segments going into 2021. A shift like this would introduce a new variable for performance measurements of processors similar to the one introduced by AMD with its MCM philosophy (although MCM was a much more performance-oriented shift while this is an efficiency-oriented improvement).