https://medium.com/@iamRadhaKulkarni/mastering-verilog-implementing-a-4-1-multiplexer-mux-2ac3ba47404a