https://technicalsource9.medium.com/no-of-pipeline-stages-in-verilog-coming-from-an-m-file-or-latency-43da59a9f5f0