10
TSMC Unveils World’s Largest CoWoS Interposer – 1700mm2, Up To 6 HBM Stacks For 96 GB VRAM, Massive Bandwidth & I/O Capabilities

TSMC Unveils World’s Largest CoWoS Interposer – 1700mm2, Up To 6 HBM Stacks For 96 GB VRAM, Massive Bandwidth & I/O Capabilities

4 years ago
Anonymous $9CO2RSACsf

https://wccftech.com/tsmc-broadcom-cowos-platform-worlds-first-largest-reticle-size-interposer/

TSMC today announced it has collaborated with Broadcom on enhancing the Chip-on-Wafer-on-Substrate (CoWoS) platform to support the industry’s first and largest 2x reticle size interposer. With an area of approximately 1,700mm2, this next generation CoWoS interposer technology significantly boosts computing power for advanced HPC systems by supporting more SoCs as well as being ready to support TSMC’s next-generation five-nanometer (N5) process technology.

This new generation CoWoS technology can accommodate multiple logic system-on-chip (SoC) dies, and up to 6 cubes of high-bandwidth memory (HBM), offering as much as 96GB of memory. It also provides a bandwidth of up to 2.7 terabytes per second, 2.7 times faster than TSMC’s previously offered CoWoS solution in 2016. With higher memory capacity and bandwidth, this CoWoS solution is well-suited for memory-intensive workloads such as deep learning, as well as workloads for 5G networking, power-efficient data centers, and more.

TSMC Unveils World’s Largest CoWoS Interposer – 1700mm2, Up To 6 HBM Stacks For 96 GB VRAM, Massive Bandwidth & I/O Capabilities

Mar 6, 2020, 10:17am UTC
https://wccftech.com/tsmc-broadcom-cowos-platform-worlds-first-largest-reticle-size-interposer/ > TSMC today announced it has collaborated with Broadcom on enhancing the Chip-on-Wafer-on-Substrate (CoWoS) platform to support the industry’s first and largest 2x reticle size interposer. With an area of approximately 1,700mm2, this next generation CoWoS interposer technology significantly boosts computing power for advanced HPC systems by supporting more SoCs as well as being ready to support TSMC’s next-generation five-nanometer (N5) process technology. > This new generation CoWoS technology can accommodate multiple logic system-on-chip (SoC) dies, and up to 6 cubes of high-bandwidth memory (HBM), offering as much as 96GB of memory. It also provides a bandwidth of up to 2.7 terabytes per second, 2.7 times faster than TSMC’s previously offered CoWoS solution in 2016. With higher memory capacity and bandwidth, this CoWoS solution is well-suited for memory-intensive workloads such as deep learning, as well as workloads for 5G networking, power-efficient data centers, and more.